Could AMD’s ‘task transition between heterogeneous processors’ cover the code necessary to optimize Intel’s upcoming Alder Lake core scheduler?